

Challenges
from my perspective

Over den Embeddede Verden

Kim Guldstrand Larsen

Center for Embedded Systems

Department of Computer Science


Aalborg University

DENMARK



Center for Indlejrde Software Systemer



❖ Embedded Systems – Levels





Embedded Systems – Formalisms

Ingeniøren
ELEKTRONIK-08




$$u(t) = K_p e(t) + K_i \int^t e(t) dt + K_d \frac{de}{dt}$$

CONTROL THEORY


```
private void handleBrick() {  
    Sensors.synchronizedReadSensors();  
    int input = (Sensors.getBufferedSensor(0) + Sensors  
        .getBufferedSensor(1)) >> 1;  
  
    if (awaitingBrick) {  
        if (input > lastRead) {  
            lastRead = input;  
        } else if ((lastRead - input) >= TRESHOLD) {  
            awaitingBrick = false;  
            if (lastRead > BRICK) {  
                brickFound(1);  
            }  
        }  
    }  
}
```

COMPUTER SCIENCE

ELECTRONIC ENGINEERING




❖ Technology Gaps



Source: Data compiled from multiple sources (BWRC)

❖ Design & Verification Gap




Brian Bailey, Chief Technologist, Design Verification and Test Division, Mentor Graphics Corp.


❖ Java Object – Regional IKT Korridor

- Productivity of a programmer is increased with up to 700 % by changing from C/C++ to Java !
- Number of well-educated Java programmers increasing !
- Java for hard real-time systems ?
- Java and C/Assembler legacy code ?
- Emerging new profiles and hardware implementations !
- Eclipse framework !
- Center for Embedded Software Systems
- Vitus Bering Denmark
- Polycom (Kirk Telecom A/S)
- Wirtek A/S
- Mechatronic Brick ApS
- Aalborg Industries A/S
- Prevas A/S
- Teknologisk Institut
- Tekkva Consult (project coordinator).



❖ Real-Time Sorting






- JOP (Java Optimized Processor)
- Native execution of Java Bytecode
- Bytecode implemented in Microcode
- Avoid unpredictable data-cache
- Time predictable
- Developed new method and stack cache
- Implemented in FPGA

❖ Java Optimizing Processor


Martin Schöberl
University of Tech., Vienna

FPGA




❖ JOP Block Diagram

FPGA



3-4 different FPGAs
6 different boards




RAM 256Kx16
Bank A

NAND Flash
16 MB

Flash 512Kx8

RAM 256Kx16
Bank B

❖ Safety Critical Java



❖ Byte code – Micro code

```
protected boolean run()
    if i < 5 {
        i = i + 4;
    } else {
        i = i * 4;
    }
    return true;
}
```

```
Method: run ()Z
0: aload_0
1: getfield
4: ifeq -> 20
7: aload_0
8: dup
9: getfield
12: iconst_1
13: iadd
14: putfield
17: goto -> 30
20: aload_0
21: dup
22: getfield
25: iconst_1
26: isub
27: putfield
30: iconst_1
31: ireturn
```




Byte code – Timed Automata


```
protected boolean run()  
  if i < 5 {  
    i = i + 4;  
  } else {  
    i = i * 4;  
  }  
  return true;  
}
```

Data
abstracted


Timing = WCET
from microcode



❖ SARTS – from Safety Critical Java




❖ SARTS – to Timed Automata




18 methods + 4 tasks = 76 components

❖ WCET: Worst Case Execution Time




❖ AbsInt – WCET state-of-the-art

aiT for ARM7 TDMI
max t describes the maximum
execution time of the
basic block




❖ AbsInt – WCET state-of-the-art

aiT for PowerPC 755:
the behavior of cache and
pipeline over time



❖ AbsInt – WCET state-of-the-art


aiT for ColdFire 5307:
Map of the formal pipeline model
used for timing validation.




❖ AbsInt – WCET state-of-the-art

Experiment	Target Processor	Average WCET overestimation	
		AbsInt	Other Methods
Review by Airbus	MPC750	<25%	“useless”
Review on Vol code		16%	212%
Tests with ASCET	ST10	3%	–
aiT vs ARMulator		1%	–
WCET Tool Challenge	C16x, ARM7, MPC565	7–8%	81%

The CELL processor



❖ Optimal Scheduling – Time



Compute :
$$(D * (C * (A + B)) + ((A + B) + (C * D)))$$

using 2 processors

P1 (fast)




+	2ns
*	3ns


P2 (slow)



+	5ns
*	7ns



❖ Optimal Scheduling – Time



Compute :
 $(D * (C * (A + B)) + ((A + B) + (C * D)))$

using 2 processors

P1 (fast)




+	2ns
*	3ns


P2 (slow)



+	5ns
*	7ns



❖ Optimal Scheduling – Power



Compute :
 $(D * (C * (A + B)) + ((A + B) + (C * D)))$

using 2 processors

P1 (fast)



ENERGY:

10

+	2ns
*	3ns

Idle	1W
In use	9W

P2 (slow)




+	5ns
*	7ns

Idle	2W
In use	3W

20


P1

P2



**Energy:
139 nJoule !!**

❖ Optimal Scheduling – Power



Compute :

$$(D * (C * (A + B)) + ((A + B) + (C * D)))$$

using 2 processors

P1 (fast)



ENERGY:
10

+	2ns
*	3ns


Idle	1W
In use	9W

P2 (slow)




+	5ns
*	7ns

Idle	2W
In use	3W



❖ Power Management

Dynamic Voltage Scaling



Dynamically lower voltage supply (frequency)
to utilize free CPU time [A. Skou & A. Brødløs]

❖ Handling Realistic Applications?


Ingeniøren
ELEKTRONIK-08

Jan Madsen / DTU


Smart phone:




JPEG Encoder




JPEG Decoder




GSM Decoder



MP3 Decoder



GSM Encoder




[Application from Marcus Schmitz, TU Linköping]



Ingeniøren
ELEKTRONIK-08





Simulation

- CoFluent Studio
- Mentor Graphics
Catapult
- SystemC
- ARTS
- Matlab/Simulink
- TrueTime
- Ptolemy

Analysis

- Esterel Studio
- AbsInt
- SymTA
- UPPAAL
- Design Trotter
- TIMES

DaNES – Højteknologisk Platform





DaNES

Danish Network for Intelligent Embedded Systems

About DaNES Research Events Partners Positions Links Contact Extranet

You are here: Home

[Wednesday, 20th February. ARTISTDesign Kick-off]

DaNES is heavily involved in ARTIST Design with CISS coordinating the activities on Modelling and Validation and DTU coordinating the activities on Hardware Platform and MPSoC Design. The kick-off meeting of the new European Network of Excellence ARTIST Design was held in Paris on January 29 and 30, 2008. [Read more](#)



Danish Network for Intelligent Embedded Systems



DaNES is a consortium - read about the partners here.

You are now logged in as **Kim Guldstrand Larsen.** [Logout](#)

Novo Nordisk teams up with CISS: UppAAL modelling reveals protocol deficiencies

Pursuing a DaNES activity, a communication protocol for a medical device was modelled and analyzed using UppAAL, revealing protocol deficiencies. Pending specification




parameter optimization.

www.danes.aau.dk




❖ Network of Excellence



32 akademiske partners

Affiliated companies:

ABB Automation
Airbus
Daimler Chrysler AG
Electricite de France
Ericsson Mobile Platforms
ESA
Honeywell
Israel Aircraft
Nokia Denmark
Siemens MP
STMicroelectronics
Sun Microsystems
Thales
Volkswagen AG
Volvo Car



SP1: Metoder og processer inden for sikkerhedskritiske indlejrede systemer.

SP2: Personcentreret helbredshåndtering.

SP3: Smarte omgivelser og skalerbare digitale services.

SP4: Effektiv produktion og logistik.

SP5: Programomgivelser for indlejrede systemer.

SP6: Sikkerhed (security), privathed og pålidelighed.

SP7: Indlejret teknologi for bæredygtigt byliv.

SP8: Menneskecentreret design af indlejrede systemer.



- Deltagelse i ARTEMIS governing board
- Påvirkning af strategisk forskningsplan gennem ARTEMISIA og ARTIST
- Matchmaking på nationalt plan
- Matchmaking på internationalt plan
- Synliggørelse af calls.
- Koordinering af ansøgninger.





Thank you!

kgl@ciss.dk

www.ciss.dk

